



**64K x 32  
3.3V Synchronous SRAM  
Pipelined Outputs  
Burst Counter, Single Cycle Deselect**

**IDT71V632/Z**

## Features

- ◆ **64K x 32 memory configuration**
- ◆ **Supports high system speed:**
  - Commercial:*
    - *A4 4.5ns clock access time (117 MHz)*
  - Commercial and Industrial:*
    - *5 5ns clock access time (100 MHz)*
    - *6 6ns clock access time (83 MHz)*
    - *7 7ns clock access time (66 MHz)*
- ◆ **Single-cycle deselect functionality (Compatible with Micron Part # MT58LC64K32D7LG-XX)**
- ◆ **LBO input selects interleaved or linear burst mode**
- ◆ **Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)**
- ◆ **Power down controlled by ZZ input**
- ◆ **Operates with a single 3.3V power supply (+10/-5%)**
- ◆ **Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP).**

## Description

The IDT71V632 is a 3.3V high-speed SRAM organized as 64K x 32

with full support of the Pentium™ and PowerPC™ processor interfaces. The pipelined burst architecture provides cost-effective 3-1-1-1 secondary cache performance for processors up to 117MHz.

The IDT71V632 SRAM contains write, data, address, and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V632 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected ( $\overline{ADV}=LOW$ ), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the  $\overline{LBO}$  input pin.

The IDT71V632 SRAM utilizes IDT's high-performance, high-volume 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) for optimum board density in both desktop and notebook applications.

## Pin Description Summary

A0-A15	Address Inputs	Input	Synchronous
$\overline{CE}$	Chip Enable	Input	Synchronous
$\overline{CS}_0$ , $\overline{CS}_1$	Chips Selects	Input	Synchronous
$\overline{OE}$	Output Enable	Input	Asynchronous
$\overline{GW}$	Global Write Enable	Input	Synchronous
$\overline{BWE}$	Byte Write Enable	Input	Synchronous
$\overline{BW}_1$ , $\overline{BW}_2$ , $\overline{BW}_3$ , $\overline{BW}_4$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
$\overline{ADV}$	Burst Address Advance	Input	Synchronous
$\overline{ADSC}$	Address Status (Cache Controller)	Input	Synchronous
$\overline{ADSP}$	Address Status (Processor)	Input	Synchronous
$\overline{LBO}$	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
$I/O_0-I/O_{31}$	Data Input/Output	I/O	Synchronous
VDD, VDDQ	3.3V	Power	N/A
Vss, VSSQ	Array Ground, I/O Ground	Power	N/A

3619 tbl 01

Pentium processor is a trademark of Intel Corp.

PowerPC is a trademark of International Business Machines, Inc.

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Value	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.0	W
IOUT	DC Output Current	50	mA

3619 tbl 05

### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDD, VDDQ and Input terminals only.
3. I/O terminals.

## Capacitance (TA = +25°C, f = 1.0MHz, TQFP package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
CIO	I/O Capacitance	VOUT = 3dV	7	pF

3619 tbl 06

### NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

## Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V+10/-5%	3.3V+10/-5%
Industrial	-40°C to +85°C	0V	3.3V+10/-5%	3.3V+10/-5%

3619 tbl 03

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.63	V
VDDQ	I/O Supply Voltage	3.135	3.63	V
VSS, VSSQ	Ground	0	0	V
VIH	Input High Voltage — Inputs	2.0	5.0 <sup>(1)</sup>	V
VIH	Input High Voltage — I/O	2.0	VDDQ+0.3 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3 <sup>(3)</sup>	0.8	V

3619 tbl 04

### NOTES:

1. VIH (max) = 6.0V for pulse width less than tcyc/2, once per cycle.
2. VIH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.
3. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 3.3V \pm 10/-5\%$ )

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$ I_{L1} $	Input Leakage Current	$V_{DD} = \text{Max.}$ , $V_{IN} = 0V$ to $V_{DD}$	—	5	$\mu A$
$ I_{LZ} $	ZZ and $\overline{LBO}$ Input Leakage Current <sup>(1)</sup>	$V_{DD} = \text{Max.}$ , $V_{IN} = 0V$ to $V_{DD}$	—	30	$\mu A$
$ I_{LO} $	Output Leakage Current	$\overline{CE} \geq V_{IH}$ or $\overline{OE} \geq V_{IH}$ , $V_{OUT} = 0V$ to $V_{DD}$ , $V_{DD} = \text{Max.}$	—	5	$\mu A$
$V_{OL}(3.3V)$	Output Low Voltage	$I_{OL} = 5mA$ , $V_{DD} = \text{Min.}$	—	0.4	V
$V_{OH}(3.3V)$	Output High Voltage	$I_{OH} = -5mA$ , $V_{DD} = \text{Min.}$	2.4	—	V

NOTE:

3619 tbl 12

- The  $\overline{LBO}$  pin will be internally pulled to  $V_{DD}$  if it is not actively driven in the application and the ZZ pin will be internally pulled to  $V_{SS}$  if not actively driven.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup> ( $V_{HD} = V_{DDQ} - 0.2V$ , $V_{LD} = 0.2V$ )

Symbol	Parameter	Test Conditions	SA4 <sup>(3,4)</sup>		S5		S6		S7		Unit
			Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	
$I_{DD}$	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , $f = f_{MAX}^{(2)}$	220	—	200	200	180	180	160	160	mA
$I_{SB}$	Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , $f = f_{MAX}^{(2)}$	70	—	65	65	60	60	55	55	mA
$I_{SB1}$	Full Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = 0^{(2)}$	15	—	15	15	15	15	15	15	mA
$I_{ZZ}$	Full Sleep Mode Power Supply Current	$ZZ \geq V_{HD}$ , $V_{DD} = \text{Max.}$	10	—	10	10	10	10	10	10	mA

NOTES:

3619 tbl 13

- All values are maximum guaranteed values.
- At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of  $1/t_{cyc}$  while  $\overline{ADSC} = \text{LOW}$ ;  $f=0$  means no input lines are changing.
- SA4 speed grade corresponds to a t<sub>CD</sub> of 4.5 ns.
- 0°C to +70°C temperature range only.

## AC Test Loads





Figure 1. AC Test Load

3619 drw 03



\* Including scope and jig capacitance.

3619 drw 04

Figure 2. High-Impedance Test Load  
(for  $t_{OHZ}$ ,  $t_{HZ}$ ,  $t_{OLZ}$ , and  $t_{ODC}$ )




Figure 3. Lumped Capacitive Load, Typical Derating

## AC Test Conditions

Input Pulse Levels	0 to 3.0V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3619 drw 14

## AC Electrical Characteristics



(VDD, VDDQ = 3.3V +10/-5%, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	71V632SA4 <sup>(5,6)</sup>		71V632S5		71V632S6		71V632S7		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CLOCK PARAMETERS</b>										
tcyc	Clock Cycle Time	8.5	—	10	—	12	—	15	—	ns
tch <sup>(1)</sup>	Clock High Pulse Width	3.5	—	4	—	4.5	—	5	—	ns
tcl <sup>(1)</sup>	Clock Low Pulse Width	3.5	—	4	—	4.5	—	5	—	ns
<b>OUTPUT PARAMETERS</b>										
tcd	Clock High to Valid Data	—	4.5	—	5	—	6	—	7	ns
tcdc	Clock High to Data Change	1.5	—	1.5	—	2	—	2	—	ns
tclz <sup>(2)</sup>	Clock High to Output Active	0	—	0	—	0	—	0	—	ns
tchz <sup>(2)</sup>	Clock High to Data High-Z	1.5	4	1.5	5	2	5	2	6	ns
toE	Output Enable Access Time	—	4	—	5	—	5	—	6	ns
tolz <sup>(2)</sup>	Output Enable Low to Data Active	0	—	0	—	0	—	0	—	ns
tohz <sup>(2)</sup>	Output Enable High to Data High-Z	—	4	—	4	—	5	—	6	ns
<b>SETUP TIMES</b>										
tSA	Address Setup Time	2.2	—	2.5	—	2.5	—	2.5	—	ns
tss	Address Status Setup Time	2.2	—	2.5	—	2.5	—	2.5	—	ns
tsd	Data in Setup Time	2.2	—	2.5	—	2.5	—	2.5	—	ns
tsw	Write Setup Time	2.2	—	2.5	—	2.5	—	2.5	—	ns
tSAV	Address Advance Setup Time	2.2	—	2.5	—	2.5	—	2.5	—	ns
tsc	Chip Enable/Select Setup Time	2.2	—	2.5	—	2.5	—	2.5	—	ns
<b>HOLD TIMES</b>										
tHA	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHS	Address Status Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHD	Data In Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHW	Write Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHAV	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHC	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	ns
<b>SLEEP MODE AND CONFIGURATION PARAMETERS</b>										
tZZPW	ZZ Pulse Width	100	—	100	—	100	—	100	—	ns
tZZR <sup>(3)</sup>	ZZ Recovery Time	100	—	100	—	100	—	100	—	ns
tCFG <sup>(4)</sup>	Configuration Set-up Time	34	—	40	—	50	—	50	—	ns


### NOTES:

1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured  $\pm 200\text{mV}$  from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. tCFG is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.
5. The 71V632SA speed grade corresponds to a tcd of 4.5ns.
6. 0°C to +70°C temperature range only.

## 100-pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline



## Ordering Information



\* Commercial only.

PART NUMBER	SPEED IN MEGAHERTZ	tCD PARAMETER	CLOCK CYCLE TIME
71V632SA4PF	117 MHz	4.5 ns	8.5 ns
71V632S5PF	100 MHz	5 ns	10 ns
71V632S6PF	83 MHz	6 ns	12 ns
71V632S7PF	66 MHz	7 ns	15 ns